HIGH PERFORMANCE SR LATCH IN VLSI CIRCUITS USING FINFET 18NM TECHNOLOGY
نویسندگان
چکیده
منابع مشابه
Technology of FinFET for High RF and Analog/Mixed-Signal Performance Circuits
In this paper, we discuss the process, layout and device technologies of FinFET to obtain high RF and analog/mixed-signal performance circuits. The fin patterning due to Side-wall transfer (SWT) technique is useful to not only fabricate narrow fin line but also suppress the fin width variation comparing with ArF and EB lithography. The H2 annealing after Si etching is useful for not only to imp...
متن کاملPerformance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE
According to the Moore’s Law, the number of transistors in a unit chip area double every two years. But the existing technology of integrated circuit formation is posing limitations to this law. CMOS technology shows certain limitations as the device is reduced more and more in the nanometer regime out of which power dissipation is an important issue. FinFET is evolving to be a promising techno...
متن کاملEfficient SR-Latch PUF
In this paper we present an efficient SR-Latch based PUF design, with two times improvement in area over the state of the art, thus making it very attractive for low-area designs. This PUF is able to reliably generate a 128bit cryptographic key. The proposed design is compact and the effect of interCLB routing is eliminated. The PUF response is generated by quantifying the number of oscillation...
متن کاملCircuits for High-Performance Low-Power VLSI Logic
The demands of future computing, as well as the challenges of nanometer-era VLSI design, require new digital logic techniques and styles that are simultaneously high performance, energy efficient, and robust to noise and variation. We propose a new family of logic styles called Preset Skewed Static Logic (PSSL). PSSL bridges the gap between the two main logic styles, static CMOS logic and domin...
متن کاملHigh Performance VLSI Design Using Body Biasing in Domino Logic Circuits
Dynamic domino logic circuits are widely used in modern digital VLSI circuits. These dynamic circuits are often favored in high performance designs because of the speed advantage offered over static CMOS logic circuits. The main drawbacks of dynamic logic are a lack of design automation, a decreased tolerance to noise and increased power Consumption. Dynamic CMOS circuits, featuring a high spee...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES
سال: 2019
ISSN: 0973-8975,2454-7190
DOI: 10.26782/jmcms.2019.12.00023